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Abstract—In this work, we propose a ‘1-transistor 1-
nanotrack’ (1T1N) synapse based on movement of magnetic
skyrmions using spin polarised current pulses. The proposed
synaptic bit-cell has 4 terminals and fully decoupled spike
transmission- and programming- paths. With careful tuning of
programming parameters we ensure multi-level non-volatile con-
ductance evolution in the proposed skyrmionic synapse. Through
micromagnetic simulations, we studied in detail the impact
of programming conditions (current density, pulse width) on
synaptic performance parameters such as number of conductance
levels and energy per transition. The programming parameters
chosen used all further analysis gave rise to a synapse with
7 distinct conductance states and 1.2 fJ per conductance state
transition event. Exploiting bidirectional conductance modulation
the 1T1N synapse is able to undergo long-term potentiation
(LTP) & depression (LTD) according to a simplified variant
of biological spike timing dependent plasticity (STDP) rule.
We present subthreshold CMOS spike generator circuit which
when coupled with well known subthreshold integrator circuit,
produces custom pre and post-neuronal spike shapes, responsible
for implementing unsupervised learning with the proposed 1T1N
synaptic bit-cell and consuming ∼ 0.25 pJ/event. A spiking neural
network (SNN) incorporating the characteristics of the 1T1N
synapse was simulated for two seperate applications: pattern
extraction from noisy video streams and MNIST classification.
Index Terms—Skyrmion, SNN, STDP, Neuromorphic Hard-
ware, Synapse.
I. INTRODUCTION
HARDWARE implementation of biologically inspiredneuromorphic systems has gained a lot of interest
in the past few years [1], [2]. Neuromorphic engineering
aims to achieve intelligent computing by taking inspiration
from complex neural/synaptic circuits and their biophysical
mechanisms, using nano-electronic/magnetic devices [3], [4].
The nanodevices when made to follow certain conductance
(weight) modulation rules within a connected network lead
to equivalent trained neural networks that may be used for
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different training and inference tasks [5], [6]. Various emerging
non-volatile nanodevices are currently being investigated for
synaptic applications; Conductive-Bridge Memory (CBRAM)
[5], Phase Change Memory (PCM) [7], Magnetic-Tunnel
Junction (MTJ) [8], domain walls [9] and oxide based resistive
switching memory (OxRAM) [6], [10]. Among emerging spin-
tronic nanodevices, magnetic skyrmions have gained a signif-
icant amount of interest owing to their small size, topological
stability and ultralow current densities [11], [12]. Skyrmions
are topologically stable spin textures which have been experi-
mentally observed in Heavy metal (HM)-Ferromagnetic Metal
(FM) heterostructure and bulk ferromagnets [13], [14]. They
have been proposed as possible post-Moore candidates for
logic [15], [16] and storage [17] applications. They have also
been proposed for emulating the properties of leaky-integrate
and fire neurons in [18], [19]. However for a device to behave
as analog (multilevel) synapse, it should have multiple pro-
grammable non-volatile conductance states [10]. Controlled
conductance variation using skyrmions on nanotracks was
first reported in [20]. However in [20] the conductance states
reported were a strong function of the inter programming-pulse
delay, thus making the intermediate synaptic weights transient
or not truly non-volatile. Also to the best of our knowledge
no work has yet shown a pathway for implementing online
unsupervised learning with multilevel skyrmion on nanotrack
synapses.
In this work we present a modified nanotrack structure
which makes the overall synapse a 4-terminal device and
completely decouples the spike transmission and programming
paths. This simplifies the synaptic circuit and results in a
1T1N like configuration. We then study in detail the impact of
two different programming parameters: pulse width and pulse
amplitude, on the number of distinct conductance levels and
energy per transition of the proposed Skyrmion on Nanotrack
(Sk-N) synapse. Using this optimized nanotrack and pro-
gramming parameters we propose a 1 Transistor/1 nanotrack
(1T1N) Skyrmion on Nanotrack (Sk-N) based synaptic bit-cell
that changes the conductance of the synapse according to a
modified version of the biological unsupervised STDP learning
rule [21]. We also design peripheral subthreshold CMOS
neuron circuit comprising of following blocks: current scaling
circuit, Differential Pair Integrator adopted from [22], [23],
comparator and a custom spike generator unit. The current
scaling circuit used for this work is based on the Gilbert
normalizer circuit [24] and was recently shown to work with
two-terminal differential memristive synapses [25]. In [25], the
circuit was included inside each synapse bit-cell. In this work,
we show how the same circuit can be used effectively for 4-
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2Terminal non-differential Sk-N based synapses by coupling it
with each post-neuron rather than the synaptic bit-cells, thus
saving silicon footprint. The spike generator unit is able to
generate custom pre and post-neuronal spikes that lead to the
modified STDP learning rule. On combining all the circuits
we demonstrate spike transmission, neuronal integration and
simplified STDP based conductance modulation in a single
synaptic bit-cell through circuit simulations. The circuit sim-
ulations were done in CADENCE Spectre, using TSMC 65
nm technology node PDK. The characteristics of our 1T1N
synaptic bit-cell and programming circuit were used in system-
level simulations to demonstrate online unsupervised learning
in a Spiking Neural Network (SNN) in the MATLAB based
neuromorphic hardware simulator, MASTISK [26]. The task
involved pattern recognition in noisy video streams and multi-
class classification of handwritten digits (MNIST).
II. SKYRMION ON NANOTRACK
A. Skyrmion Physics
The creation of a skyrmion can be attributed to the
competition between ferromagnetic exchange coupling and
DzyaloshinskiiMoriya interaction (DMI) in magnetic systems.
These systems have breaking or lacking inversion symmetry
in bulk lattices [14] or at the interface of thin films [13]
respectively. The DMI interaction between two neighbouring
atomic spins in a lattice having large Spin - Orbit Coupling
(SOC) is give by:
H =−D.(Si × Sj), (1)
where D denotes the DMI vector, and Si and Sj are
the spins on site i and j , respectively. In this work we
are mainly concerned with skyrmions created in interface of
ultrathin films (also known as nanotracks) comprising of a
Ferromagnetic-Metal (FM) layer deposited on a Heavy-Metal
(HM) layer. In such systems spin polarised current is used
to disturb the magnetization equilibrium of the metal layer
and induce topological transition of the magnetic textures.
This when facilitated by DMI leads to creation of skyrmions.
Skyrmions on nanotracks can be moved by either Current-
In-Plane (CIP) or Current-Perpendicular-to-Plane (CPP). In
this work the latter case is implemented due to its energy
efficiency [27]. According to this method a charge current
flowing through the HM layer induces a vertical spin current
due to Spin-Hall Effect (SHE) which is responsible for moving
the skyrmions in the FM layer by exerting spin torque. Due to
the non-linear spin texture of skyrmions, there will be definite
change in the site-dependent spin mixing of magnetic states
in the ferromagnetic environment. This can be detected using
Tunneling Magneto Resistance (TMR) measurements [28].
B. Skyrmion on Nanotrack Synapse
The concept of skyrmion on nanotrack synapse used for
this work is shown in Fig. 1. It has ultrathin metallic films
comprising of a Ferromagnetic Metal (FM) layer deposited
on top of a Heavy Metal (HM) layer. The FM layer has
Perpendicular Magnetic Anisotropy (PMA) in the direction
specified by yˆ (Fig. 1). A metallic capping layer with a
Fig. 1: Schematic of proposed skyrmion on nanotrack based synaptic device
with completely decoupled read and program paths.
stronger PMA than the FM layer is used as an energy barrier
for the skyrmions, thus seperating the nanotrack into two parts:
pre-synapse and post-synapse. Please note that the terminolo-
gies pre-synapse and post-synapse have been adopted from
[20]. They just refer to the two sides of the synapse separated
by the PMA barrier and have no relation with pre-neuron and
post-neuron. MTJ like structures are used at either ends of
the nanotrack for nucleating (write-MTJ) and reading (read-
MTJ) skyrmions respectively. The write-MTJ (pinned layer is
the portion of FM layer below it) is used to introduce spin-
polarised current into the pre-synapse region in order to create
skyrmions. The read-MTJ has its free layer separated from
the FM layer with an insulating magnetic material that allows
magnetic coupling but prevents current flowing across it. The
pinned and free layers of the Read-MTJ are separated by non-
magnetic spacer. This decouples the read and write/program
paths of the nanotrack completely. The benefit obtained by
doing so is discussed in Section IV. The read current (ISyn)
flowing through the write-MTJ (shown in Fig. 1) will be
proportional to the conductance that is determined by the
spin configurations of the post-synaptic FM layer and the free
and pinned layers of the read-MTJ. Since the spin direction
of the FM layer is opposite to that of the pinned layer of
read-MTJ, it is in Anti-parallel (AP) state in the absence of
skyrmions. As the net spin of a skyrmion in the yˆ direction
is zero, its presence in the post-synaptic region is equivalent
to removal of a portion of the FM layer along with its spin.
This leads to a less AP nature of the read-MTJ and therefore
an increase in conductance. Therefore higher the number of
skyrmions in the post-synapse, higher is the conductance of
the post-synapse and the corresponding read current flowing
through it. Programming current IP (charge current) when
passed through the HM layer, the spin current caused by it
as a consequence of Spin Hall Effect (SHE) is responsible for
moving the skyrmions from one end of the nanotrack to the
other.
C. Micro-Magnetic Simulation Framework
The skyrmion-based artificial synaptic device was numeri-
cally simulated by 3D magnetization dynamics in the Object
Oriented MicroMagnetic Framework (OOMMF) software [29]
which used the extended Landau-Lifshitz-Gilbert equation
including spin transfer torques as follows [30]:
3dm
dt
=− |γ0|m× heff + α(m× dm
dt
) (2)
+
u
t
m× (p×m),
where γ is the gyromagnetic ratio, m = MMS is the reduced
magnetization, heff =
Heff
MS
is the reduced effective field, α
is the Gilbert Damping Factor, u = |γ0~µ0e |
jP
2MS
, ~ is the reduced
Planck constant, j is the applied current density, P = 0.6 is
the spin polarization, µ0 is the permeability of free space, e
is the electron charge, p is the unit spin polarization direction
and p = −yˆ was set for driving the skyrmions. The parameters
were extracted from experiments [30] for a 0.4 nm thick Co
layer on a Pt substrate.
In order to calculate the conductance of the post-synaptic
region Tunneling Magneto Resistance (TMR) has been em-
ployed. This is done by dividing the read - MTJ into multiple
2 nm × 2 nm cells in the x-y plane and calculating the
conductance of each cell by Julliere’s model [31]:
G = G0(
1 + p2 cos θ
1 + p2
) (3)
putting θ ⇒ pi − θ
= G0(
1− p2 cos θ
1 + p2
), (4)
where G0 is the conductance when the magnetization is per-
fectly parallel to the reference layer, p is the spin polarization
and θ is the magnetization of each cell with respect to the
reference layer. However since in this work the spins of the
reference layer of MTJ and FM layer are oppositely oriented,
θ is replaced by pi − θ leading to the form shown in Eq. 4.
As a result the introduction of skyrmions in the post-synapse
leads to θ being less than pi which gives a higher value of G
according to Eq. 4.
TABLE I: Device parameters for the HM-FM heterostructure
Parameter Description Value
Ms Saturation Magnetization 580 kA/m
A Exchange Constant 15 pJ/m
D DMI Factor 3 mJ/m2
α Gilbert Damping Factor 0.3
K Magnetic anisotropy 0.8 MJ/m3
P Spin Polarization 0.6
tf Thin Film Thickness 1 nm
l × w Nanotrack Length and Width 820 nm × 280 nm
ρ Resistivity of HM layer 100 µΩcm [32]
III. NANOTRACK PROGRAMMING PARAMETERS
In the nanotrack simulations it was found that when
skyrmions try to flow across the PMA barrier, there exists
a competition between; driving force due to current, repulsive
force due to nanotrack edge, PMA barrier and inter-skyrmion
(Sk-Sk) interactions. If repulsive and driving forces are not
optimized it leads to leaky movement of skyrmions across
the barrier after the programming pulses are removed. This
makes the conductance levels dependent on the inter-pulse
delay as was the case in [20] and thus cannot be used for
(a)
(b)
Fig. 2: Variation of number of conductance states and energy per conductance
state transition with (a) current density and (b) pulse width of programming
pulse. The red circle represents the programming parameter value chosen for
other analysis in this work.
stable temporal long-term (LTP/LTD) non-volatile synaptic
emulation. Each skyrmion crossing over to the post-synapse
region increases the conductance of the read path. Thus,
maximum number of conductance levels that can be achieved
is the total number of skyrmions nucleated in pre-synapse. If
multiple skyrmions enter the post-synapse under the influence
of a single pulse then the effective number of distinct con-
ductance states is reduced. The maximum number of stable
skyrmions that are created during nucleation depends on the
width of nanotrack [20]. Therefore the number of conductance
levels is proportional to the width of the nanotrack. Increasing
the length, allows more room for sequential movement of
skyrmions in response to driving currents. However a large
width and length would also incur synaptic area overheads.
Therefore dimension of the nanotrack was fixed at: 820 nm
× 280 nm × 1 nm. It allowed nucleation of 17 skyrmions in
the pre-synapse during initiation. The spin polarisation value
was set to 0.6 so as to improve the control of driving current
on the movement of skyrmions across the PMA barrier. The
micromagnetic simulation parameters are listed in Table I.
The variation of conductance levels and programming en-
ergy per pulse with current density is shown in Fig. 2 (a).
As the current density increases, the number of conductance
states decrease. This is because with higher values of current,
the events when multiple skyrmions cross the barrier increases.
4However if the current density is lower than a certain threshold
(Jth) then it fails to move the skyrmions across the barrier. The
current pulse width was kept at a constant value of 2 ns. The
energy values are calculated using Equation 5:
ESpike = ρ× t× l × w × J2 × TW , (5)
where ρ is the resistivity of Pt thin film [32], t and w are
the thickness and width of HM layer and J and TW are the
current density amplitude and width of the pulses used for
programming. The variation of conductance levels and energy
for different programming pulse widths is shown in Fig. 2 (b).
Current density of the pulses used was 5 MA/cm2. As the pulse
width was decreased, the time window allowed for multiple
skyrmions to cross the barrier decreased and therefore the
number of distinct conductance levels increased. It was also
found that just after a pulse ended, there was some transient
component in the skyrmions’ velocity. The maximum inter
pulse delay required for the skyrmion movement across the
barrier to stabilise was found to be 5 ns. This puts a maximum
limit on the operating frequency of neuromorphic systems
built with this nanotrack. In all the simulations only those
conductance states are reported which were non-volatile and
did not involve any skyrmion crossing barrier after removal
of programming pulse. The programming parameters used
in this work are: current density = 5 MA/cm2 and pulse
width = 2 ns and has been circled in red in Fig. 2. Using
these parameters, consecutive potentiating (depressing) pulses
which moved skyrmions from pre to post-synaptic (post to pre-
synaptic) region were applied. The position of skyrmions in the
nanotrack after different pulses are shown in Fig. 3 (a) whereas
the conductance and post-synaptic skyrmion population vari-
ation with pulses is shown in Fig. 3 (b). The conductance
modulation curve is nearly linear and symmetrical in both LTP
and LTD phases, which is a desirable property in electronic
synapses [33].
IV. 1T1N SYNAPSE AND SIMPLIFIED STDP
The proposed 1T1N synaptic circuit along with the pre and
post-neurons are shown in Fig. 4 (a). The proposed pre/post-
neuronal spikes (programming methodology) are shown in Fig.
5. In our proposed synaptic design there are four possible
Fig. 3: (a) Micromagnetic simulations showing non-volatile conductance
modulation of our skyrmionic synapse. First 7 pulses (5 MA/cm2, 2 ns width)
move the skyrmions from pre to post-synapse region (LTP) and the next 7
vice-versa (LTD). (b) Evolution of post-synapse conductance.
modes of operation; (1) idle, (2) spike transmission, (3)
potentiation and (4) depression. The different components
of a neuron used in this work are: Current scaling circuit,
integrator, comparator and a spike generator. The circuit and
functioning of each of these components are discussed in
detail in Section V. Spike transmission occurs when there is
a pre-spike i.e. VPreS1 is HIGH. The pre-spike voltage applied
across the terminals B and C result in a current proportional
to the conductance of the synapse (ISyn), flowing out of
C and entering the post neuron through the current scaling
circuit. Consequently a current ISpike enters the integrator and
keeps getting integrated in the form of voltage (Vmem) across
a capacitor. When Vmem crosses a threshold, two different
spikes are generated: VP - VN which is the post-neuronal
spike for the synapse under consideration and VPostS1 which is
the pre-neuronal spike for the next layer of synapses. Although
during spike transmission the gate of T1 receives a HIGH
voltage, if there is no post-neuronal spike it will be in cutoff
and no significant current will flow between A and D. In the
case when only post spike occurs, the synaptic circuit remains
in idle mode. This is because there is no current flow through
the synapse as the transistor T1 is off. Plasticity (LTP or LTD)
occurs when both the pre and post-spikes have temporal coin-
cidence. When the positive part of post-spike coincides with
the pre-spike as shown in Fig. 5 (a), LTP occurs (conductance
of read-MTJ increases). At the onset of the pre-spike, T1 is
in cutoff and spike transmission takes place from B to C.
As soon as the post-spike arrives, T1 starts conducting and
a current (whose magnitude depends on HM layer resistance
and VP - VN ) flows from A to D, moving the skyrmions to
the right. Its worth noting that spike transmission takes place
between B and C even when the post-neuronal spike is driving
skyrmions across the barrier in the HM layer. This is the
unique advantage provided by our 4 Terminal decoupled read-
program nanotrack. In case of a 3-terminal nanotrack [9], [20]
separate transistors would be required for switching off spike
transmission during programming mode, since both operations
take place through a common node. LTD occurs when the
negative part of the post-spike coincides with the pre-spike
(Fig. 5 (b)). This results in current flowing from D to A, thus
moving the skyrmions from post to pre-synaptic region and
thus reducing the conductance of read-MTJ. For certain range
of temporal spacing between pre and post-neuronal spikes,
portions of both the positive and negative parts of the post-
neuronal spike coincides with the pre-neuronal spike (shown in
Fig. 5 (c)). In such a case both LTP and LTD would take place
in degrees proportional to their extent of their overlap. Based
on the micromagnetic simulations and nanotrack parameters
described in the previous section, the characteristics of pre/post
neuron spikes used are; tS2 = 2 ns, tS1 = 22 ns and tw = 17
ns. Therefore the temporal conditions for which LTP, LTD
and both occur are: 3 6 ∆t <22, -21 <∆t 6 -2 and -2
<∆t <3 respectively, where ∆t = tpost-tpre. The resultant
STDP characteristic curve showing the percentage change
in conductance for different values of ∆t is shown in Fig.
6. The chosen spike scheme leads to synaptic programming
energy consumption of ∼ 1.2 fJ/ per spike, (Equation 5).
The arrangement of our proposed 1T1N synaptic bit-cell in
5(a) (b)
Fig. 4: (a) Proposed 1T1N skyrmionic synapse and different components of post-neuron, (b) 1T1N synaptic bit-cells in crossbar arrangement.
Fig. 5: Proposed pre and post-spike pulse shapes and their different orientation
in time leading to (a) LTP, (b) LTD and (c) combination of LTP and LTD.
crossbar arrangement is shown in Fig. 4 (b). All bit-cells in
a column share the same post-neuron whereas all those in a
row share the same pre-neuron. Therefore currents from all the
synaptic bit-cells in a single column that receive pre-neuronal
spike contribute to ISyn that enters the post-neuron below. All
the bit-cells in a column receive post-neuronal spike across VP
and VN , but only those are programmed whose transistor is
ON due to simultaneous presence of pre-spike. Also note that
due to the decoupled write and read paths in our proposed
synaptic structure, conductance modulation and spike trans-
mission can both occur simultaneously, thus leading to faster
unsupervised learning. Whereas in the structure proposed in
[20] due to a shared node between the two paths only one
function (spike transmission or conductance modulation) could
occur at a time. Considering that the same learning rule is
being implemented, an extra transistor would be required to
switch off the spike transmission path when the programming
pulses are being applied in that case.
V. SUBTHRESHOLD CMOS NEURON CIRCUIT
In this section we present the schematics, functioning and
outputs of different building blocks of the CMOS based neuron
circuit. All simulations were done in CADENCE Spectre,
using TSMC 65 nm technology node PDK. The various circuit
parameters used for simulation has been detailed in Table II.
A. Current Scaling Circuit
The CMOS circuit involved in scaling and normalizing the
current entering the post-neuron during spike transmission
Fig. 6: Simplified STDP characteristics used in our proposed design. The
percentage change in conductance is shown with respect to an initial state
where 5 skyrmions are present in post-synaptic region.
Fig. 7: Subthreshold current scaling and normalizing block used in our neuron
circuit. The sum of current from synapses in previous layer (I1, I2 .. etc) enter
the circuit block as ISyn and the resultant output current ISpike is passed to
the integrator stage of the neuron.
is shown in Fig. 7. The total current from synapses ISyn,
in the previous layer enter the post-neuron via this current
scaling circuit block as ISpike. The transistors N2-N6 operate
in their subthreshold regime. This is ensured by making the
bias current (IB) controlled by VB and is very small, of the
order of a few hundreds of nano-amperes. In that case the
currents ISpike1, Iref and IB are given by equation 6. The
currents ISyn and ISpike are determined by equation 6:
ISpike1 = I0e
kVx−VC
VT , Iref = I0e
kVref−VC
VT , Ib = I0e
kVB
VT
(6)
6On applying Kirchoff’s law at node C, one can eliminate VC
to get the relation between ISpike1 and node voltage Vx, as
shown in equation 7.
ISpike1 = Ib
e
kVx
VT
e
kVx
VT + e
kVref
VT
, (7)
Voltage Vx is a function of the current ISyn and the exact
relation between them depends on whether the transistor N1
operates in subthreshold or superthreshold regime. The PMOS
transistors N5 and N6 are used as to make a current mirror that
converts the sinking current flowing through N2 into a sourc-
ing current flowing through N6 and therefore ISpike1 ≈ ISpike.
As ISpike gets integrated in the neuron’s integrator block,
it’s input impedance keeps increasing. Therefore in order to
prevent the transistor N6 from going into cutoff region while
trying to source the same amount of current into a larger
impedance load, it’s supply voltage (Vdd2) was kept at a
slightly higher level (650 mV) as compared to Vdd1 (600
mV).
Fig. 8: Current response of the scaling and normalizing block for different
values of cumulative resistance of the synapses connecting it to neurons in
previous layer.
Variation of ISyn and ISpike with resistance of synapse is
shown in Fig. 8. As more number of synapses (attached to
different pre-neurons) are connected in parallel, the effective
resistance of the path terminating in N1 decreases. Thus Fig.
8 shows how values of ISyn and ISpike are affected when the
number of synapses connecting a post-neuron to the previous
neuron layer increases. The maximum resistance for which
a current value has been plotted is 22 kΩ, since that is the
maximum resistance of a single nanotrack synapse when there
are zero skyrmions in post-synaptic region.
B. Integrator, Comparator and Spike Generator
The CMOS circuit that constitutes the remaining of our
post-neuron is shown in Fig. 9 (a). It starts with a Differential
Pair Integrator filter for integrating incoming current signal
(M1-M3). It forms the integrator block of our post-neuron.
The voltage accumulated across the capacitance (Cmem) acts
as the neuron’s membrane potential. The inverters constituted
by M5-M6 and M7-M8 play the role of comparator and spike
event generating block. The circuit beyond it comprising of
the Flip-Flop, AND gates, M9-M10 and R1-R2 is responsible
for generating the spikes as specified in Fig. 5, whenever a
spike event is encountered.
The expression governing the dynamics of a generic non-
linear integrate and fire system is given by equation 8 [34].
τ
du
dt
= F (u) +G(u)I (8)
Assuming all transistors to be in subthreshold saturation and
applying translinear principle, one gets the expression for Iout
as shown in equation 10, where the currents Iout, It, Iτ are
given by equation 9 and τ = CmemVT /kIτ .
Iout = I0e
kVmem
VT , It = I0e
kVthr
VT , Iτ = I0e
kVtau
VT (9)
τ
dIout
dt
=
ItIoutISpike
Iτ (Iout + It)
− Iout (10)
On replacing Iout with I0e
kVmem
VT (see equation 9), one obtains
the temporal dynamics of Vmem shown in equation 11.
τ
dVmem
dt
=
ItISpike
Iτ (Iout + It)
− VT
k
(11)
It is worth noting here that ISpike is the input current to the
DPI integrator block and Iout is a function of Vmem. Therefore
both equation 10 and 11 represent non-linear integrate and
fire dynamics (see equation 8) in variables Iout and Vmem
respectively.
The threshold voltage of the neuron is determined by
the switching voltage of the inverter (M5-M6). This can be
controlled by changing the dimensions (W/L ratio) of M5 and
M6. Therefore as Vmem approaches the threshold, the output
of the first inverter changes drastically to 0. In order to invert
this output and provide spike events such that a high voltage
corresponds to Vmem reaching its threshold, a second inverter
M7-M8 has been used. The second inverter also sharpens the
response of the first inverter, thus resulting in positive spike
events only when Vmem crosses the threshold.
In order to generate spikes of fixed pulse widths and desired
shapes we make use of synchronous circuits, following the
inverters. Three different clock signals have been used for
this purpose: CLK, POS and NEG with widths as indicated
in Fig. 9 (b). The Flip-Flop (FF) is used to generate the
spike (VS1) which acts as the pre-neuronal spike for the
next layer of synapses. It’s pulse width is same as that of
CLK i.e. 22 ns. This spike is also connected to gate of
M4 so as to discharge Cmem, thus reseting the accumulated
membrane potential. Cref determines the time taken by Cmem
to discharge. Following this AND gates are used to make
the outputs: VANDP and V
AND
N HIGH only when HIGH of
POS and NEG overlap with HIGH of VS1 respectively. The
outputs from the AND gates are then connected to source
follower circuits, so as to be able to drive larger loads. The
final outputs of the circuit VP and VN are connected to the pre
7(a)
(b)
Fig. 9: (a) Subthreshold CMOS circuit of neuron used for this work, (b) Timing diagram showing the global signals (CLK, POS, NEG) and output spikes of
the neuron (VS1, VP -VN ) for different temporal placements of spiking event.
and post-synaptic regions of our nanotrack synapse. Therefore
the differential voltage VP - VN represent the post-neuronal
spike, used to drive skyrmions in the synapses in the previous
layer. As we saw in Section III, different current amplitudes
and pulse widths may lead to different conductance levels
and energy dissipation in the synapse, one can control the
amplitude of VP - VN by varying the values of R1, R2 and
W/L ratios of M9 and M10, whereas the temporal parameters
of the spikes (tS1, tw, tS2 discussed in Section IV) can be
controlled by the pulse widths and duty ratios of CLK, POS,
NEG. The time evolution of global clock signals, spike events
and output spikes (VS1 and VP - VN ) are shown in Fig. 9
(b). The temporal parameters of CLK, POS and NEG (shown
in Fig. 9 (b)) were chosen so as to generate spikes with
parameters as discussed in Section IV.
In order to demonstrate the working of the proposed 1T-
1N STDP powered skyrmionic synapse with neuron circuit,
we considered a single synaptic bit-cell between a pre and
post-neuron. The pre-neuron was modeled as a pulse source,
generating (VPRES1 ) with pulse width 23 ns and a frequency
∼ 27 MHz. The post-neuron was simulated with the circuit
discussed in this section. The HM layer was modeled by a
resistance of 3 kΩ. The time evolution of VPOSTS1 , Vmem
(membrane potential), programming current flowing through
HM layer and resistance of read MTJ is shown in Fig. 10. It
is worth noting here that the sign of the programming current
shown in Fig. 10 depends on the time (∆t) with which the
pre and post-neuronal spikes are separated (exact dependence
has been discussed in Section IV). Accordingly current which
is positive, negative or both might flow through the synapse,
resulting in LTP, LTD or a combination of LTP and LTD
respectively. The energy consumed in the neuron circuit (in-
cluding the current scaling block, integrator, comparator and
spike generation blocks) was found to be 0.25 pJ/spike for a
supply voltage (Vdd) of 600 mV and neuron firing rate of ∼
2.3 MHz.
VI. UNSUPERVISED LEARNING WITH SKYRMION SYNAPSE
In order to validate the working of our proposed skyrmion
on nanotrack synaptic bit-cell for unsupervised learning we
TABLE II: Circuit parameters for CMOS Neuron Circuit
Parameter Description Value
VB 450 mV
Vref 450 mV
Vdd 600 mV
Vdd2 650 mV
Vthr 350 mV
Vtau 270 mV
Cmem 25 fF
Cref 5 fF
W/L ratio of N1 10 µm / 65 nm
W/L ratio of N2-N6, M1-M3, M8 200 nm / 65 nm
W/L ratio of M5 240 nm / 65 nm
W/L ratio of M6 400 nm / 65 nm
W/L ratio of M7 400 nm / 65 nm
W/L ratio of M9-M10 16 µm / 65 nm
W/L ratio of T1 2.7 µm / 65 nm
Fig. 10: Circuit simulation result showing pre-neuronal spikes, output spike
and membrane potential of post-neuron, programming current flowing through
synapse and its resistance when a single 1T1N synaptic bit-cell is connected
between a pre-neuron and post-neuron.
8simulated two applications. In the first, we simulated a fully
connected feed forward two-layer Spiking Neural Network
(SNN) (see Fig. 11) powered by Spike-Timing Dependent
Plasticity (STDP). All simulations were done on the MATLAB
based neuromorphic simulator named MASTISK [26]. The
network has 90,000 spiking pixels in the first layer and 2 LIF
neurons in the output layer. The two layers are connected by
excitatory synapses in an all-to-all fashion. The output neurons
are connected to each other through inhibitory synapses. This
is done to implement Winner-Take-All mechanism [35]. Video
stream comprising of binary 300 × 300 frames were used
for training the SNN as shown in Fig. 11 (b)-(d). The video
stream comprises of mostly gaussian noise frames (see Fig.
11 (b)) with two complex patterns (IIT-D logo and BUAA
logo) embedded at different timestamps (Fig. 11 (c)-(d)). The
input layer encodes the frames into spikes using poisson spike
encoding [36] with the mean firing rate proportional to the
intensities of the pixels. Fig. 12 (a) shows the rastor plot
of input neurons during the entire training period. Spiking
activity of the neurons are denoted by dots in Fig. 12 (a)
and the color denotes the kind of frame that was presented.
Black dots represent noisy frame whereas the red and blue dots
represent the frames containing the IIT-D logo and BUAA logo
respectively. The input video frames at specific timestamps
are illustrated in Fig. 12 (b). Fig. 12 (c) and (d) show the
evolution of conductance of the synapses connecting the output
neurons 1 and 2 to the input layer respectively, thus depicting
the representations learned by each of the output neurons.
Neuron 1 became selective to BUAA logo, while neuron 2
got selective to IIT-D logo. Initially the output neurons fire
randomly, however from 1000 ns onwards as the occurrence
of patterns increases the spiking becomes more specific to
occurrence of a particular input pattern (Fig. 12 (e)). In order
to study the degree of selectiveness of the neurons to different
patterns, we separately noted the conductance of the synapses
connecting the output neurons to different types of input
pixels. The input pixels could either be pattern pixels and carry
information for the two different patterns or be background
pixel that do not carry information regarding any pattern. The
averaged conductance of the synapses between the input pixels
of the three types and two output neurons are shown in Fig.
13. The logo with maximum averaged conductance is the one
for which a particular neuron gets selective. The difference
between the conductances of the two patterns for a particular
neuron depicts how well it can differentiate between the two
patterns. The low conductance of the background synapses
(noise) shows that the network is able to get selective to
patterns and not background noise. The system achieves a
low false positive spike rate of 6.5×10−4 (inset of Fig. 13).
Since output neuron firing activity starts around 350 ns there
is a transient in the false positive spike rate of either neuron.
Ultra-low on-line unsupervised learning synaptic programming
power consumption of ∼ 1 nW / synapse and neuron firing
power consumption of ∼ 1.64 µW / neuron was achieved
(Total programming events: ∼ 4.6×105; Total post-neuron
firing events: 40; synaptic programming energy: 1.2 fJ; CMOS
neuron energy per firing event: 0.25 pJ; duration: 3050 ns; total
synapses: 1.8×105). The power takes in account both: energy
Fig. 11: (a) SNN topology simulated for this work (90 K neurons, 180
K synapses).(b-d) Frames of video dataset used for unsupervized learning
application.
spent in moving skyrmions in the nanotrack, and integration of
ISpike in DPI integrator, comparator and the spike generation
circuit over the entire duration of learning.
TABLE III: MNIST Classification Accuracy for different synapses
Synapse Type Accuracy
Redundancy = 2 73.8 %
Redundancy = 4 82.17 %
Redundancy = 6 84.97 %
Ideal Synapse 85.5 %
For the second application, we simulated a 3-layer SNN
comprising of input, output (excitatory) and inhibitory neurons
respectively inspired from [37]. The network was trained on
60,000 training images of the MNIST database. In the infer-
ence mode, the skyrmion on nanotrack characterized by its
properties depicted in Fig. 3, was used as synapse. We varied
the number of nanotracks connected in parallel to constitute
a single synapse in order to see how performance varied with
the redundancy. The different levels of redundancy and their
corresponding classification accuracies have been shown in
Table III. The synapse with redundancy = 6 almost reaches
the performance level of ideal synapse (infinite dynamic range
and conductance levels).
VII. DISCUSSION
Table IV compares our proposed skyrmion synapse with
other nanodevice based synapses. It clearly highlights the
ultra-low energy (1.2 fJ/event) and sub-nanosecond time (2
ns) consumed in changing conductance states in our synapse.
Since synapses based on nanotrack type structure (domain
wall or skyrmion based) usually have 3 or more terminals,
it becomes difficult to use nanotrack based synapses in 1R
configuration (synaptic bit-cell containing only nanotrack and
no transistor). For instance domain wall on nanotrack based
synapse proposed in [9] had 3 transistors apart from the
nanotrack in their synaptic bit-cell. However we show that
using our proposed skyrmion on nanotrack configuration and
neuron circuit one can implement a modified version of STDP
learning rule with only 1 transistor along with the nanotrack in
a bit-cell. A limitation of our synapse is the large dimensions
of the nanotrack (1.5 % larger than [9]). The length of the
nanotracks determines the degree with which the skyrmions
can freely move in the nanotrack without interacting with each
other. It also has an impact on number of distinct conductance
9TABLE IV: Comparison with other synapses
Device Dimension Programming
Energy
Programming
Time
Synapse
Configuration
Terminals Type Programming
Neuron Spikes
Ag-Si
memristor [38]
100 nm X 100
nm
25.2 pJ-403.2
pJ
300 us 1R 2 Experimental Identical
PCM [39] length: 500 nm,
BE diameter: 75
nm
LTD (avg) =
13.5 pJ LTP
(avg) = 50 pJ
LTD transition:
75 ns LTP
transition: 5 us
1R 2 Experimental Non-Identical
AlOx/HfO2
Bilayer RRAM
[40]
21 nm thick LTP (avg) =
3.24 nJ LTD
(avg) = 4 nJ
100 us 1T1R 3 Experimental Identical
Domain Wall
synapse [9]
320 nm X 20
nm
48 fJ/event 1 ns 3T1R 5 Simulation Pres-Spikes
= Complex
exponential
Post-Spikes =
identical pulses
1T1N
Skyrmion
Synapse [This
Work]
820 nm X 280
nm
1.2 fJ/event 2 ns 1T1R 4 Simulation Identical
Fig. 12: (a) Input Rastor plot showing spiking activity of layer-1 neurons.
(blue=’IITD’ logo, red = ’BUAA’ logo occurence. (b) frames of input video
data. (c)-(d) synaptic weight maps for Neuron 1 and 2 respectively, at
timestamps: 75ns, 1125ns, 2175ns and 2925ns. (e) rastor plot for output
neurons.
Fig. 13: Averaged conductance of the synapses corresponding to the input
video for: (a) Neuron 1, and (b) Neuron 2. Inset shows false positive spike
rate evolution with time.
levels that can be achieved. In order to achieve same number of
conductance states with shorter length it would require scaling
down skyrmion sizes. In our simulations we used skyrmions
with diameter ∼ 15 nm. Recently studies have shown that size
of skyrmions can even be reduced to 1-3 nm [30], [41]. This
opens possibilities of reducing the nanotrack length further
without losing number of conductance levels.
This work is based on simulations done holistically at
the device, circuit and architectural level with parameters
calibrated to experimental results [30]. It clearly highlights the
benefits of neuromorphic systems built with hybrid CMOS-
skyrmion circuits.
VIII. CONCLUSION
We illustrate an approach for practical realization of multi-
level synapse using hybrid skyrmion-CMOS based spiking
neuromorphic systems based on simulations done at device,
circuit and system level. Firstly through micromagnetic simu-
lations we study in detail the impact of different programming
parameters of a HM/FM nanotrack on various synaptic per-
formance parameters and demonstrate true non-volatile multi-
level conductance states, independent of inter-spike delay or
frequency. We use a read-MTJ on top of the post-synaptic
region of the nanotrack separated by insulating magnetic
material from the FM layer beneath it. This makes our synapse
4-terminal with completely decoupled read and program paths.
Leveraging the conductance modulation, we propose a 1T1N
synaptic architecture and programming methodology to im-
plement a modified version of the biological STDP rule,
while consuming ∼ 1.2 fJ energy per programing event. We
design a custom subthreshold synchronous spike generator
circuit which when coupled with a current scaling circuit,
Differential Pair Integrator and inverter based thresholding
circuit, can perform the desired functionalities of a Leaky-
Integrate and Fire neuron at extremely low energy (0.25
pJ/output spike). Unsupervised learning is demonstrated by
simulating feed-forward SNN for pattern extraction and multi-
class classification application.
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